j-core Design Walkthrough
Q: What parts of Linux Systems are Open and Under your Control?

• Modern laptops have more arm/mips processors than x86
  – USB controller? Exploitable:
  – Hard drive controller? Exploitable:

• System management mode, ACPI…

• Do you trust your <big vendor’s> RNG ?
Taking Back Control of HW and SW
What is the minimum system that can run Linux?
The definition of a ‘CPU’ (for the purposes of this talk)

- Has a Flat 32bit memory space
  - All pointers ‘just work’ (no separate spaces)
- A port of GCC
  - Regular, efficient 32-16-8 bit int-short-char
- Executes instructions ‘fast enough’
  - Servicing streaming Ethernet traffic: about 30MIPs
System Requirements

• CPU (of course)
• Memory
  – 8 megs RAM runs practical Linux workloads
  – less is possible, but awkward
• Storage (load kernel+initramfs into memory)
• Some form of I/O
  – Usually, and at first, just a UART
• A Timer (interrupt).
Things you don’t need

• Anything else, actually
  – Video, audio, keyboard, persistent storage
• An MMU, or any ‘fancy’ CPU features.
  – FPU, SMP, even cache is optional
A History Lesson

The Linux/Microcontroller project is a port of Linux to systems without a Memory Management Unit (MMU).

uClinux first ported to the Motorola MC68328: DragonBall Integrated Microprocessor. The first target system to successfully boot is the PalmPilot using a TRG SuperPilot Board with a custom boot-loader created specifically for our Linux/PalmPilot port.

(January 1998)
What did we do?

• New SH2 instruction set compatible core design kit
  – called "j2" because trademarks haven't expired.
  – clean-room implementation, initially by Canadian engineers
    • built for design reuse
    • Then hired original SuperH team members to work on it afterwards
  – Source is VHDL using programming model developed by European Space Agency
    • Verilog is low level like assembly, VHDL is a HLL
    • Design Kit contains high level abstractions for future cores

• SOC builder system
  – Links together peripherals automatically
    • E.g. Serial, mmc, Ethernet
    • Can produce FPGA bitstream, ASIC RTL, C emulator source
    • SMP capable but not finished yet
Why recreate existing architecture?

- Tools exist: compiler, kernel, debugger, strace...
- Leverage massive R&D outlay in SuperH
  - 5 stage RISC (full Harvard architecture)
  - instruction set density (16 bit fixed length)
  - simple highly optimized design
  - original designers/implementers still around
- Old chips are prior art vs. "breathing is patented"
There *Are* other metrics, bit none actually matter more (unless something is broken)

- Note: ARM paid millions to Hitachi to use SuperH patents in Thumb instruction set... which just expired.
Patent Expiration

- SuperH ISA had a huge effort put into it
  - See above about efficient GCC.
- The SuperH architecture was developed by Hitachi a quarter century ago.
- Last patent on SH2 (Sega Saturn) expired in October 2014.
  - That’s why we can release this now
  - last SH4 (Dreamcast) patent expires in 2016.
- SuperH ISA was the blueprint for ARM Thumb
The basic SuperH design:
5 stage ‘classical’ RISC pipeline, with some additions

Pretty simple to implement, except the Instruction Decoder / Expander
FPGA floor plans: Spartan 6 & Kintex 7
J Series Computation Core Cluster Roadmap

Unit: Arithmetic Operations per Second

- **2014:**
  - J2 32b RISC
  - Generic IoT Devices

- **2015:**
  - J+ 32b RISC SMP + S-Core DSP Array
  - Signal Processing IoT
  - Next Generation Power Transmission and Distribution, Medical, Infrastructure Sensors

- **2016:**
  - J4 32b RISC SMP + SIMD Array
  - Driver Assist Subsystem, Customer in Automotive

- **2017:**
  - First Device:
  - Smart Energy Instruments
  - IoT / Energy Management SoC FPGA and ASIC implementations

Calendar Year

- **2014:** 500MOps
- **2015:** 128GOps
- **2016:** 2017
Demonstration Platforms

• Our j2 processor core can run linux on low-cost FPGA Spartan6 platforms such as Numato Labs’ Mimas2

• We are launching a custom development board (Turtle Board) with the same form factor as Raspberry Pi

• (Please support our Kickstarter)
So, how do you use it for anything?

• VHDL and build system are under a BSD license
• Just use an FPGA: $15 gets you UP, $40 SMP + DSP
  – Plus any peripheral your application requires
• Make any chip you want
  – Royalty free
    • 180nm ASIC of SOC we're demoing costs <10 yen
      – Processor only, about 2 and a half cents
    • Disposable computing at "free toy inside" level
    • Think IoT: ‘Trillion Sensor Network’ economics, but running Linux
• j-core.org, nommu.org (uclinux-ng),
• Source, documentation, tutorials, mailing lists
  • We assume you've never done hardware before.
  – Still a bit sparse but filling sites out as we go
  • Patches welcome. No question too stupid.
Practical Hardware: FPGAs and ASICs

Source: Xilinx 2014
How: VHDL, not Verilog

Although Verilog is more commonly used in certain geographies..

• VHDL is the preferred language in developments initiated or led by the European Space Agency.

• The VHSIC Hardware Description Language (VHDL) is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs, the communication of hardware design data, and the maintenance, modification, and procurement of hardware.
These 2 things are not the same...

- Actually...

- It’s about the type system.
- Verilog don’t have one (to speak of)
- In VHDL, everything* is a derived type.
- Even + is ‘just’ and overloaded operator.
Going further: Structured VHDL Design Method

• In order to overcome the limitations of the classical 'dataflow' design style (large number of concurrent VHDL statements and processes, leading to bad readability and increased simulation time), a 'two-process' coding method is proposed: one process contains all combinational logic, whereas the other process infers all (and only) the registers.

• The use of record types to increase readability and the safe use of variables to reduce simulation time. The method has been applied on several designs made by or for ESA.

Avoiding Common Errors

• We developed a pre-processor perl tool (v2p) to avoid latches, and other similar coding errors.
  - The .vhm file is a dialect of vhdl; sensitivity lists are generated by the perl script

• This has resulted in highly reliable RTL, and greatly increased the efficiency of our internal development process
Even Further: Automated ISA -> RTL Sim->FPGA->ASIC->SW Tools Flow

ISP in .ods

Processor Docs

CPU Generator

RTL Code

SoC Generator

RTLSimulator

Preprocess

Wrapper RTL

SoC Spec .ods

 Docs

C Headers

Linux OS Dev Tree

Tool Chains

FPGA Synth

FPGA

GHDL RTL Simulator

Verification

Std Cell Synthesis

ASIC Flow

Docs

Software Firmware Flow
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Op Code</th>
<th>Operation</th>
<th>XBUS</th>
<th>YBUS</th>
<th>ALU X</th>
<th>ALU Y</th>
<th>ZBUS SEL</th>
</tr>
</thead>
<tbody>
<tr>
<td>101 CMP /STR Rm, Rn</td>
<td>0010 nnnn mmmmm 1100</td>
<td>When a byte in Rn equals a byte in Rn→TEMP0</td>
<td>Rn</td>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>102 CAS Rm, Rn, @R0</td>
<td>0010 nnnn mmmmm 0011</td>
<td>(R0)→Rn</td>
<td>R0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>103 CAS Rm, Rn, @R0</td>
<td>0010 nnnn mmmmm 0011</td>
<td>When Rn=Rm,1→T</td>
<td>Rn</td>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>104 CAS Rm, Rn, @R0</td>
<td>0010 nnnn mmmmm 0011</td>
<td>Fall, exit</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>105 CAS Rm, Rn, @R0</td>
<td>0010 nnnn mmmmm 0011</td>
<td>TEMPO → (R0)</td>
<td>R0</td>
<td>TEMPO</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>106 DIV1 Rm, Rn</td>
<td>0011 nnnn mmmmm 0100</td>
<td>1-step division (Rn ÷ Rm)</td>
<td>Rn</td>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>107 DIVOS Rm, Rn</td>
<td>0011 nnnn mmmmm 0111</td>
<td>Signed, Rn x Rm, MACH, MACL</td>
<td>Rn</td>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>108 DMULS.L Rm, Rn</td>
<td>0011 nnnn mmmmm 1101</td>
<td>Unsigned, Rn x Rm, MACH, MACL</td>
<td>Rn</td>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>109 DMULU.L Rm, Rn</td>
<td>0011 nnnn mmmmm 1101</td>
<td></td>
<td>Rn</td>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>110 EXTS.B Rm, Rn</td>
<td>0110 nnnn mmmmm 1110</td>
<td>Sign-extends Rm from byte → Rn</td>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>111 EXTS.W Rm, Rn</td>
<td>0110 nnnn mmmmm 1111</td>
<td>Sign-extends Rm from word → Rn</td>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>112 EXTU.B Rm, Rn</td>
<td>0110 nnnn mmmmm 1100</td>
<td>Zero-extends Rm from byte → Rn</td>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>113 EXTU.W Rm, Rn</td>
<td>0110 nnnn mmmmm 1101</td>
<td>Zero-extends Rm from word → Rn</td>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
What can you do with this now?

• Download bitstream + vmlinux/initramfs, install on fpga board, boot kernel to shell prompt

• HOWTOs with background info
  – Where to order FPGA board(s)
  – Download and install xilinx/digilent tools
    • Free download for linux/mac, but alas no open source bitstream compiler yet. OpenOCD installer is todo item.
  – Build new bitstream from source
  – Program nommu Linux (gcc/binutils/musl toolchain)
Codewalk Through

• Simple VHDL Example
  – Simulation
  – Synthesis example
• SoC Generator Input
  – Peripherals and busses
• CPU Core code organization
  – Pipeline and ISA decoder generator
• CPU RTL Simulation
  – Run the RTL without hardware
J-Core.org

• Watch for a Git Repository and a mailing list:

J-Core@J-Core.org

http://Lists.J-Core.org